Skip to main content
Back to all repositories
ON

duck-rtl

by oniondas
View on GitHub

A deterministic RTL build and verify loop for AI coding agents. Enables LLMs to write, test, and extract state machines from Verilog with low hallucinations.

6stars0forks0watchers

Available plugins

Loading plugins...

Evaluate before installing

  1. Review the source repository, recent maintenance, and license on GitHub.
  2. Read the marketplace manifest and plugin source files before running commands.
  3. Start with the smallest required permission set and validate behavior in a safe environment.